FL 373342021

Inventor:

Werner Juengling

Title:

2

3

4

6

7

8

0

10

11

12

13

14

15

16

17

18

19

20

21

Semiconductor Processing Methods of Forming Devices on a Substrate, Forming Device Arrays on a Substrate, Forming Conductive Lines on a Substrate, and Forming Capacitor Arrays

on a Substrate, and Integrated Circuitry

Assignee:

Micron Technology, Inc.

INFORMATION DISCLOSURE STATEMENT

PURSUANT TO 37 C.F.R. §§1.56, 1.97 AND 1.98

In compliance with 37 C.F.R. §§1.56, 1.97 and 1.98, your attention is directed to the United States patents and other references listed on the attached Form PTO-1449.

The listed references were cited by, or submitted to, the Office in the parent, co-pending application of the above-identified application. The above-identified application is a divisional of co-pending application Serial No. 09/036,701 filed March 6, 1998. Such prior disclosure is sufficient for the above-identified application as far as copies of the references are concerned. 37 C.F.R. §1.98(d) and MPEP §609(2). No admission is made regarding whether all the submitted references are prior art.

Citation of these references is respectfully requested.

Dated: 10/

Attorney:

David G. Latwesen, Ph.D.

Respectfully submitted,

Reg. No. 38,533

WELLS, ST. JOHN, ROBERTS, GREGORY & MATKIN P.S.

22